Sciweavers

2313 search results - page 236 / 463
» On Heuristic Time Hierarchies
Sort
View
ICCAD
2006
IEEE
165views Hardware» more  ICCAD 2006»
16 years 3 months ago
A fast block structure preserving model order reduction for inverse inductance circuits
Most existing RCL−1 circuit reductions stamp inverse inductance L−1 elements by a second-order nodal analysis (NA). The NA formulation uses nodal voltage variables and describ...
Hao Yu, Yiyu Shi, Lei He, David Smart
ICSE
2009
IEEE-ACM
16 years 1 months ago
Software Engineering for the Next Internet
The Internet no longer meets the world’s requirements. Recognition of the Internet architecture’s inherent flaws has opened a window of opportunity for fresh thinking: granti...
Pamela Zave
LICS
2009
IEEE
16 years 1 months ago
Logics with Rank Operators
—We introduce extensions of first-order logic (FO) and fixed-point logic (FP) with operators that compute the rank of a definable matrix. These operators are generalizations o...
Anuj Dawar, Martin Grohe, Bjarki Holm, Bastian Lau...
ISCAS
2008
IEEE
136views Hardware» more  ISCAS 2008»
16 years 1 months ago
"Green" micro-architecture and circuit co-design for ternary content addressable memory
—In this paper, an energy-efficient and high performance ternary content addressable memory (TCAM) are presented. It employs the concept of “green” microarchitecture and circ...
Po-Tsang Huang, Shu-Wei Chang, Wen-Yen Liu, Wei Hw...
ITICSE
2006
ACM
16 years 17 days ago
Fast application development to demonstrate computer graphics concepts
Computer graphics concepts have a high visual component. For that reason, teaching this subject should be enriched with the use of small applications showing concepts like near an...
Pedro Pablo Gómez-Martín, Marco Anto...