Sciweavers

7195 search results - page 1135 / 1439
» On Computing Power
Sort
View
DAC
2006
ACM
16 years 7 months ago
An efficient and versatile scheduling algorithm based on SDC formulation
Scheduling plays a central role in the behavioral synthesis process, which automatically compiles high-level specifications into optimized hardware implementations. However, most ...
Jason Cong, Zhiru Zhang
198
Voted
DAC
2006
ACM
16 years 7 months ago
Optimal simultaneous mapping and clustering for FPGA delay optimization
Both technology mapping and circuit clustering have a large impact on FPGA designs in terms of circuit performance, area, and power dissipation. Existing FPGA design flows carry o...
Joey Y. Lin, Deming Chen, Jason Cong
DAC
2006
ACM
16 years 7 months ago
An adaptive FPGA architecture with process variation compensation and reduced leakage
Process induced threshold voltage variations bring about fluctuations in circuit delay, that affect the FPGA timing yield. We propose an adaptive FPGA architecture that compensate...
Georges Nabaa, Navid Azizi, Farid N. Najm
DAC
2006
ACM
16 years 7 months ago
Gate sizing: finFETs vs 32nm bulk MOSFETs
FinFET devices promise to replace traditional MOSFETs because of superior ability in controlling leakage and minimizing short channel effects while delivering a strong drive curre...
Brian Swahn, Soha Hassoun
IPMI
2007
Springer
16 years 7 months ago
Brain Image Registration Using Cortically Constrained Harmonic Mappings
Volumetric registration of brains is required for inter-subject studies of functional and anatomical data. Intensity-driven registration typically results in some degree of misalig...
Anand A. Joshi, David W. Shattuck, Paul M. Thompso...
« Prev « First page 1135 / 1439 Last » Next »