17409 search results - page 3211 / 3482 » Oblio: Design and Performance |
152
click to vote
IPPS
2000
IEEE
15 years 11 months ago
2000
IEEE
Parallel simulation techniques are often employed to meet the computational requirements of large hardware simulations in order to reduce simulation time. In addition, partitionin...
165
click to vote
ISCA
2000
IEEE
15 years 11 months ago
2000
IEEE
While architects understandhow to build cost-effective parallel machines across a wide spectrum of machine sizes (ranging from within a single chip to large-scale servers), the re...
165
click to vote
ISORC
2000
IEEE
15 years 11 months ago
2000
IEEE
This paper deals with tolerance to timing faults in time-constrained systems. TAFT (Time Aware Fault-Tolerant) is a recently devised approach which applies tolerance to timing vio...
177
click to vote
MICRO
2000
IEEE
15 years 11 months ago
2000
IEEE
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
161
click to vote
MICRO
2000
IEEE
15 years 11 months ago
2000
IEEE
Silent store instructions write values that exactly match the values that are already stored at the memory address that is being written. A recent study reveals that significant ...