204 search results - page 20 / 41 » Nonuniform Banking for Reducing Memory Energy Consumption |
132
click to vote
MICRO
2006
IEEE
16 years 2 days ago
2006
IEEE
Recently-proposed processor microarchitectures for high Memory Level Parallelism (MLP) promise substantial performance gains. Unfortunately, current cache hierarchies have Miss-Ha...
188
click to vote
CODES
2005
IEEE
15 years 8 months ago
2005
IEEE
Caches may consume half of a microprocessor’s total power and cache misses incur accessing off-chip memory, which is both time consuming and energy costly. Therefore, minimizing...
146
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
This paper presents a scheme to combine memory and power management for achieving better energy reduction. Our method periodically adjusts the size of physical memory and the time...
176
click to vote
EJWCN
2010
15 years 28 days ago
2010
Wireless sensor networks are often required to provide event miss-ratio assurance for a given event type. To meet such assurances along with minimum energy consumption, this paper ...
170
click to vote
ISCA
2006
IEEE
16 years 2 days ago
2006
IEEE
Level one cache normally resides on a processor’s critical path, which determines the clock frequency. Directmapped caches exhibit fast access time but poor hit rates compared w...