Sciweavers

8441 search results - page 1375 / 1689
» New Architectures for Vision
Sort
View
FPGA
2004
ACM
126views FPGA» more  FPGA 2004»
16 years 4 days ago
A synthesis oriented omniscient manual editor
The cost functions used to evaluate logic synthesis transformations for FPGAs are far removed from the final speed and routability determined after placement, routing and timing a...
Tomasz S. Czajkowski, Jonathan Rose
ICS
2004
Tsinghua U.
16 years 4 days ago
CQoS: a framework for enabling QoS in shared caches of CMP platforms
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
Ravi R. Iyer
ASAP
2003
IEEE
133views Hardware» more  ASAP 2003»
16 years 2 days ago
Storage Management in Process Networks using the Lexicographically Maximal Preimage
At the Leiden Embedded Research Center, we are developing a compiler called Compaan that automatically translates signal processing applications written in Matlab into Kahn Proces...
Alexandru Turjan, Bart Kienhuis
ITC
2003
IEEE
136views Hardware» more  ITC 2003»
16 years 1 days ago
Adapting JTAG for AC Interconnect Testing
The use of AC coupled interconnects to provide communication paths between devices is increasing. The existing IEEE 1149.1 boundary scan standard [1] (JTAG) has limitations that h...
Lee Whetsel
IWPSE
2003
IEEE
16 years 1 days ago
Using Coordination Contracts for Flexible Adaptation to Changing Business Rules
This paper reports on the use of coordination contracts, presented at the previous two IWPSE workshops, in a project for a credit recovery company. We have designed and implemente...
Michel Wermelinger, Georgios Koutsoukos, Richard A...
« Prev « First page 1375 / 1689 Last » Next »