12897 search results - page 2282 / 2580 » Multi-Torrent: A Performance Study |
164
click to vote
ISCA
1998
IEEE
15 years 11 months ago
1998
IEEE
Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques whic...
323
click to vote
LCN
1998
IEEE
15 years 11 months ago
1998
IEEE
The ATM Guaranteed Frame Rate GFR service is intended for best e ort tra c that can bene t from minimum throughput guarantees. Edge devices connecting LANs to an ATM network can u...
155
click to vote
MICRO
1998
IEEE
15 years 11 months ago
1998
IEEE
The fill unit is the structure which collects blocks of instructions and combines them into multi-block segments for storage in a trace cache. In this paper, we expand the role of...
151
click to vote
RSP
1998
IEEE
15 years 11 months ago
1998
IEEE
A rapid design methodology for orthonormal wavelet transform cores has been developed. This methodology is based on a generic, scaleable architecture utilising time-interleaved co...
191
click to vote
RTAS
1998
IEEE
15 years 11 months ago
1998
IEEE
In the past, environmental restrictions on size, weight, and power consumption have severely limited both the processing and storage capacity of embedded signal processing systems...