Sciweavers

2891 search results - page 354 / 579
» More or Less Elaborate
Sort
View
ASYNC
2004
IEEE
102views Hardware» more  ASYNC 2004»
15 years 10 months ago
Non-Uniform Access Asynchronous Register Files
Register files of microprocessors have often been cited as performance bottlenecks and significant consumers of energy. The robust and modular nature of quasi-delay insensitive (Q...
David Fang, Rajit Manohar
APNOMS
2006
Springer
15 years 10 months ago
QoS-Aware Fair Scheduling in Wireless Ad Hoc Networks with Link Errors
To provide scheduling in wireless ad hoc networks, that is both highly efficient and fair in resource allocation, is not a trivial task because of the unique problems in wireless n...
Muhammad Mahbub Alam, Md. Mamun-Or-Rashid, Choong ...
APNOMS
2006
Springer
15 years 10 months ago
Zone-Based Clustering for Intrusion Detection Architecture in Ad-Hoc Networks
Setting up an IDS architecture on ad-hoc network is hard because it is not easy to find suitable locations to setup IDS's. One way is to divide the network into a set of clust...
Il-Yong Kim, Yoo-Sung Kim, Ki-Chang Kim
CAV
2004
Springer
126views Hardware» more  CAV 2004»
15 years 10 months ago
An Efficiently Checkable, Proof-Based Formulation of Vacuity in Model Checking
Model checking algorithms can report a property as being true for reasons that may be considered vacuous. Current algorithms for detecting vacuity require either checking a quadrat...
Kedar S. Namjoshi
CHES
2004
Springer
106views Cryptology» more  CHES 2004»
15 years 10 months ago
XTR Implementation on Reconfigurable Hardware
Abstract. Recently, Lenstra and Verheul proposed an efficient cryptosystem called XTR. This system represents elements of F p6 with order dividing p2 -p+1 by their trace over Fp2 ....
Eric Peeters, Michael Neve, Mathieu Ciet