Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
15636
search results - page 90 / 3128
»
Modelling by supersaturated designs
Sort
relevance
views
votes
recent
update
View
thumb
title
141
click to vote
CODES
2003
IEEE
111
views
Software Engineering
»
more
CODES 2003
»
Transaction level modeling: an overview
15 years 11 months ago
Download
www.cecs.uci.edu
Recently, the transaction-level modeling has been widely referred to in system-level design community. However, the transaction-level models(TLMs) are not well defined and the us...
Lukai Cai, Daniel Gajski
claim paper
Read More »
142
click to vote
DAC
2000
ACM
116
views
Computer Architecture
»
more
DAC 2000
»
Critical path analysis using a dynamically bounded delay model
16 years 7 months ago
Download
www.cs.tufts.edu
Soha Hassoun
claim paper
Read More »
144
click to vote
DAC
2001
ACM
105
views
Computer Architecture
»
more
DAC 2001
»
Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling
16 years 7 months ago
Download
www.ee.ucr.edu
Sheldon X.-D. Tan, C.-J. Richard Shi
claim paper
Read More »
132
click to vote
DAC
2002
ACM
95
views
Computer Architecture
»
more
DAC 2002
»
Can BDDs compete with SAT solvers on bounded model checking?
16 years 7 months ago
Download
lcs.ios.ac.cn
Gianpiero Cabodi, Paolo Camurati, Stefano Quer
claim paper
Read More »
132
click to vote
DAC
2004
ACM
126
views
Computer Architecture
»
more
DAC 2004
»
Automatic abstraction and verification of verilog models
16 years 7 months ago
Download
www.eecs.umich.edu
Zaher S. Andraus, Karem A. Sakallah
claim paper
Read More »
« Prev
« First
page 90 / 3128
Last »
Next »