15636 search results - page 344 / 3128 » Modelling by supersaturated designs |
156
click to vote
ISCA
2000
IEEE
15 years 11 months ago
2000
IEEE
As DRAM access latencies approach a thousand instructionexecution times and on-chip caches grow to multiple megabytes, it is not clear that conventional cache structures continue ...
220
click to vote
ADHOC
2011
2011
RadiaLE: A framework for designing and assessing link quality estimators in wireless sensor networks
14 years 10 months ago
—Stringent cost and energy constraints impose the use of low-cost and low-power radio transceivers in large-scale wireless sensor networks (WSNs). This fact, together with the ha...
164
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with function ca...
173
click to vote
ICRA
2007
IEEE
16 years 1 months ago
2007
IEEE
Abstract— This paper discusses the design and current capabilities of a new software tool, dVC, capable of simulating planar systems of bodies experiencing unilateral contacts wi...
172
click to vote
KBSE
2007
IEEE
16 years 1 months ago
2007
IEEE
Threat modeling analyzes how an adversary might attack a system by supplying it with malicious data or interacting with it. The analysis uses a Data Flow Diagram (DFD) to describe...