Sciweavers

15636 search results - page 291 / 3128
» Modelling by supersaturated designs
Sort
View
INFOCOM
2006
IEEE
16 years 22 days ago
Using Repeated Games to Design Incentive-Based Routing Systems
Abstract— Incorporating pricing information in routing systems has been explored in various contexts and fashions. In this paper we examine certain fundamental properties importa...
Michael Afergan
199
Voted
ISCA
2006
IEEE
131views Hardware» more  ISCA 2006»
16 years 22 days ago
Reducing Startup Time in Co-Designed Virtual Machines
A Co-Designed Virtual Machine allows designers to implement a processor via a combination of hardware and software. Dynamic binary translation converts code written for a conventi...
Shiliang Hu, James E. Smith
ASPDAC
2006
ACM
110views Hardware» more  ASPDAC 2006»
16 years 20 days ago
Switching-activity driven gate sizing and Vth assignment for low power design
Power consumption has gained much saliency in circuit design recently. One design problem is modelled as ”Under a timing constraint, to minimize power as much as possible”. Pr...
Yu-Hui Huang, Po-Yuan Chen, TingTing Hwang
INFOCOM
2005
IEEE
16 years 9 days ago
Joint congestion control and media access control design for ad hoc wireless networks
Abstract— We present a model for the joint design of congestion control and media access control (MAC) for ad hoc wireless networks. Using contention graph and contention matrix,...
Lijun Chen, Steven H. Low, John C. Doyle
PATMOS
2005
Springer
16 years 6 days ago
Design of Variable Input Delay Gates for Low Dynamic Power Circuits
The time taken for a CMOS logic gate output to change after one or more inputs have changed is called the output delay of the gate. A conventional multi-input CMOS gate is designed...
Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bush...