Sciweavers

15635 search results - page 2939 / 3127
» Modelling and Design of VAML
Sort
View
ISLPED
1997
ACM
114views Hardware» more  ISLPED 1997»
15 years 10 months ago
Cycle-accurate macro-models for RT-level power analysis
 In this paper we present a methodology and techniques for generating cycle-accurate macro-models for RTlevel power analysis. The proposed macro-model predicts not only...
Qinru Qiu, Qing Wu, Massoud Pedram, Chih-Shun Ding
APN
1997
Springer
15 years 10 months ago
Life-Cycle Inheritance: A Petri-Net-Based Approach
Abstract. Inheritance is one of the key issues of object-orientation. The inheritance mechanism allows for the definition of a subclass which inherits the features of a specific ...
Wil M. P. van der Aalst, Twan Basten
CIKM
1997
Springer
15 years 10 months ago
A Framework for the Management of Past Experiences with Time-Extended Situations
: In the context of knowledge management, we focus on the representation and the retrieval of past experiences called cases within the Case-Based Reasoning (CBR) paradigm. CBR is a...
Michel Jaczynski
ISCA
1996
IEEE
102views Hardware» more  ISCA 1996»
15 years 10 months ago
Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor
Simultaneous multithreading is a technique that permits multiple independent threads to issue multiple instructions each cycle. In previous work we demonstrated the performance po...
Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, He...
FPGA
1997
ACM
145views FPGA» more  FPGA 1997»
15 years 10 months ago
Generation of Synthetic Sequential Benchmark Circuits
Programmable logic architectures increase in capacity before commercial circuits are designed for them, yielding a distinct problem for FPGA vendors: how to test and evaluate the ...
Michael D. Hutton, Jonathan Rose, Derek G. Corneil
« Prev « First page 2939 / 3127 Last » Next »