15635 search results - page 216 / 3127 » Modelling and Design of VAML |
150
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
By using a macro/micro state model we show how assumptions on the resolution of logical and physical timing of computation in computer systems has resulted in design methodologies...
180
click to vote
EUROMICRO
1999
IEEE
15 years 10 months ago
1999
IEEE
Experience has shown that prototypingis a valuabletechnique in the validation of designs. However, the prototype(s) can be too far semantically removed from the design. Animation ...
142
click to vote
WSC
2000
15 years 7 months ago
2000
Designing complex simulation models is a task essentially associated with software engineering. In this paper, the Unified Modeling Language (UML) is used to specify simulation mo...
154
click to vote
GLVLSI
2006
IEEE
16 years 14 days ago
2006
IEEE
Functional verification is one of the major bottlenecks in microprocessor design. Simulation-based techniques are the most widely used form of processor verification. Efficient ...
181
click to vote
ERLANG
2003
ACM
15 years 11 months ago
2003
ACM
VoDKA is a Video-on-Demand server developed using Erlang/OTP. In this paper, the evolution of the core architecture of the system, designed for improving resource modelling, is de...