Sciweavers

7058 search results - page 933 / 1412
» Modelling Business Process Performance
Sort
View
FCCM
2006
IEEE
106views VLSI» more  FCCM 2006»
16 years 28 days ago
Scalable Hardware Architecture for Real-Time Dynamic Programming Applications
Abstract— This paper introduces a novel architecture for performing the core computations required by dynamic programming (DP) techniques. The latter pertain to a vast range of a...
Brad Matthews, Itamar Elhanany
AVSS
2005
IEEE
16 years 15 days ago
A modular multi-camera framework for team sports tracking
This article presents a modular architecture for multicamera tracking in the context of sports broadcasting. For each video stream, a geometrical module continuously performs the ...
Jean-Bernard Hayet, Tom Mathes, Jacek Czyz, Justus...
ICMCS
2005
IEEE
87views Multimedia» more  ICMCS 2005»
16 years 14 days ago
A Probabilistic Description of Man-Machine Spoken Communication
Speech enabled interfaces and spoken dialog systems are mostly based on statistical speech and language processing modules. Their behavior is therefore not deterministic and hardl...
Olivier Pietquin
186
Voted
ICMCS
2005
IEEE
99views Multimedia» more  ICMCS 2005»
16 years 14 days ago
Finding the Optimal Temporal Partitioning of Video Sequences
The existing techniques for shot partitioning either process each shot boundary independently or proceed sequentially. The sequential process assumes the last shot boundary is cor...
Ba Tu Truong, Svetha Venkatesh
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
16 years 14 days ago
Parallel FFT computation with a CDMA-based network-on-chip
— Fast Fourier transform (FFT) algorithms are used in a wide variety of digital signal processing applications and many of these require high-performance parallel implementations...
Daewook Kim, Manho Kim, Gerald E. Sobelman