Sciweavers

7058 search results - page 1122 / 1412
» Modelling Business Process Performance
Sort
View
WSC
2000
15 years 8 months ago
Using simulation to evaluate cargo ship design on the LPD17 program
As part of the design of the next generation Naval Amphibious Transport Dock Ship (LPD17), simulation was used to evaluate the arrangement and flow of cargo on the ship and to int...
Joseph Hugan
DAC
2002
ACM
16 years 7 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
STOC
2004
ACM
158views Algorithms» more  STOC 2004»
16 years 6 months ago
Collective asynchronous reading with polylogarithmic worst-case overhead
The Collect problem for an asynchronous shared-memory system has the objective for the processors to learn all values of a collection of shared registers, while minimizing the tot...
Bogdan S. Chlebus, Dariusz R. Kowalski, Alexander ...
PERCOM
2006
ACM
16 years 6 months ago
Adaptive Medical Feature Extraction for Resource Constrained Distributed Embedded Systems
Tiny embedded systems have not been an ideal outfit for high performance computing due to their constrained resources. Limitations in processing power, battery life, communication ...
Roozbeh Jafari, Hyduke Noshadi, Majid Sarrafzadeh,...
IEEEPACT
2003
IEEE
15 years 12 months ago
Design Trade-Offs in High-Throughput Coherence Controllers
Recent research shows that the high occupancy of Coherence Controllers (CCs) is a major performance bottleneck in scalable shared-memory multiprocessors. In this paper, we propose...
Anthony-Trung Nguyen, Josep Torrellas
« Prev « First page 1122 / 1412 Last » Next »