3463 search results - page 486 / 693 » Modeling and executing master-worker applications in compone... |
195
click to vote
JPDC
2010
15 years 4 months ago
2010
Non-uniform memory architectures with cache coherence (ccNUMA) are becoming increasingly common, not just for large-scale high performance platforms but also in the context of mul...
228
click to vote
TCAD
2010
15 years 1 months ago
2010
For real-time applications, it is necessary to estimate the worst-case performance early in the design process without actual hardware implementation. While the non-preemptive task...
260
click to vote
DATE
2011
IEEE
14 years 10 months ago
2011
IEEE
Current processors are optimized for average case performance, often leading to a high worst-case execution time (WCET). Many architectural features that increase the average case...
171
click to vote
ISCA
2011
IEEE
14 years 10 months ago
2011
IEEE
As the number of cores on a single-chip grows, scalable barrier synchronization becomes increasingly difficult to implement. In software implementations, such as the tournament ba...
185
click to vote
PLDI
2005
ACM
16 years 5 hour ago
2005
ACM
Ad-hoc networks of mobile devices such as smart phones and PDAs represent a new and exciting distributed system architecture. Building distributed applications on such an architec...