Sciweavers

3463 search results - page 346 / 693
» Modeling and executing master-worker applications in compone...
Sort
View
ICCAD
2007
IEEE
113views Hardware» more  ICCAD 2007»
16 years 1 months ago
The FAST methodology for high-speed SoC/computer simulation
— This paper describes the FAST methodology that enables a single FPGA to accelerate the performance of cycle-accurate computer system simulators modeling modern, realistic SoCs,...
Derek Chiou, Dam Sunwoo, Joonsoo Kim, Nikhil A. Pa...
CF
2004
ACM
16 years 3 days ago
The happy marriage of architecture and application in next-generation reconfigurable systems
New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an arch...
Ingrid Verbauwhede, Patrick Schaumont
DAC
2002
ACM
16 years 7 months ago
A flexible accelerator for layer 7 networking applications
In this paper, we present a flexible accelerator designed for networking applications. The accelerator can be utilized efficiently by a variety of Network Processor designs. Most ...
Gokhan Memik, William H. Mangione-Smith
FPL
2004
Springer
125views Hardware» more  FPL 2004»
16 years 1 days ago
SoftSONIC: A Customisable Modular Platform for Video Applications
This paper presents the Customisable Modular Platform (CMP) approach. The aim is to accelerate FPGA application developraising the level of abstraction and facilitating design reus...
Tero Rissa, Peter Y. K. Cheung, Wayne Luk
ISSRE
2003
IEEE
15 years 12 months ago
A Framework for Tamper Detection Marking of Mobile Applications
Today’s applications are highly mobile; we download software from the Internet, machine executable code arrives attached to electronic mail, and Java applets increase the functi...
Mike Jochen, Lisa M. Marvel, Lori L. Pollock