Sciweavers

3463 search results - page 280 / 693
» Modeling and executing master-worker applications in compone...
Sort
View
DATE
2008
IEEE
171views Hardware» more  DATE 2008»
16 years 1 months ago
Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip
Efficient use of the memory hierarchy is critical for achieving high performance in a multiprocessor systemon-chip. An external memory that is shared between processors is a bottl...
Arno Moonen, Marco Bekooij, Rene van den Berg, Jef...
IPPS
2005
IEEE
16 years 5 days ago
A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures
This paper presents a compiler methodology for memoryaware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in improving the mapped applications’ p...
Grigoris Dimitroulakos, Michalis D. Galanis, Costa...
IPPS
2007
IEEE
16 years 26 days ago
Invited Paper: A Compile-time Cost Model for OpenMP
OpenMP has gained wide popularity as an API for parallel programming on shared memory and distributed shared memory platforms. It is also a promising candidate to exploit the emer...
Chunhua Liao, Barbara M. Chapman
IEEESCC
2008
IEEE
16 years 1 months ago
Development Tool for Service-Oriented Applications in Smart Homes
In this paper, we present a model-driven, domaincentric tool allowing the specification of service-oriented ions through abstract services composition. Executable applications, ma...
Jianqi Yu, Philippe Lalanda, Stéphanie Chol...
IPPS
2003
IEEE
15 years 12 months ago
A Case Study of Selected SPLASH-2 Applications and the SBT Debugging Tool
SBT is portable library and tool for on-line debugging and performance monitoring of shared-memory parallel programs using the single-program-multiple-data (SPMD) model of paralle...
Ernesto Novillo, Paul Lu