Sciweavers

1617 search results - page 165 / 324
» Modeling and evaluation of hardware software designs
Sort
View
EUROMICRO
2007
IEEE
16 years 26 days ago
Scope Management of Non-Functional Requirements
Getting business stakeholders’ goals formulated clearly and project scope defined realistically increases the chance of success for any application development process. As a cons...
Mohamad Kassab, Maya Daneva, Olga Ormandjieva
DSN
2007
IEEE
16 years 26 days ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...
ETS
2007
IEEE
91views Hardware» more  ETS 2007»
16 years 26 days ago
PPM Reduction on Embedded Memories in System on Chip
This paper summarizes advanced test patterns designed to target dynamic and time-related faults caused by new defect mechanisms in deep-submicron memory technologies. Such tests a...
Said Hamdioui, Zaid Al-Ars, Javier Jiménez,...
SIGGRAPH
2000
ACM
15 years 11 months ago
A fast relighting engine for interactive cinematic lighting design
We present new techniques for interactive cinematic lighting design of complex scenes that use procedural shaders. Deep-framebuffers are used to store the geometric and optical in...
Reid Gershbein, Pat Hanrahan
PLDI
2012
ACM
13 years 9 months ago
Language-based control and mitigation of timing channels
We propose a new language-based approach to mitigating timing channels. In this language, well-typed programs provably leak only a bounded amount of information over time through ...
Danfeng Zhang, Aslan Askarov, Andrew C. Myers