Sciweavers

1886 search results - page 304 / 378
» Modeling and Enacting Software Processes Using VRPML
Sort
View
TPDS
2008
124views more  TPDS 2008»
15 years 6 months ago
Efficient Breadth-First Search on the Cell/BE Processor
Multicore processors are an architectural paradigm shift that promises a dramatic increase in performance. But, they also bring an unprecedented level of complexity in algorithmic ...
Daniele Paolo Scarpazza, Oreste Villa, Fabrizio Pe...
PTS
2010
132views Hardware» more  PTS 2010»
15 years 4 months ago
Increasing Functional Coverage by Inductive Testing: A Case Study
This paper addresses the challenge of generating test sets that achieve functional coverage, in the absence of a complete specification. The inductive testing technique works by p...
Neil Walkinshaw, Kirill Bogdanov, John Derrick, Ja...
HIPEAC
2009
Springer
16 years 29 days ago
Predictive Runtime Code Scheduling for Heterogeneous Architectures
Heterogeneous architectures are currently widespread. With the advent of easy-to-program general purpose GPUs, virtually every recent desktop computer is a heterogeneous system. Co...
Víctor J. Jiménez, Lluís Vila...
UML
2005
Springer
15 years 11 months ago
Evaluating the Effect of Composite States on the Understandability of UML Statechart Diagrams
UML statechart diagrams have become an important technique for describing the dynamic behavior of a software system. They are also a significant element of OO design, especially in...
José A. Cruz-Lemus, Marcela Genero, M. Espe...
ANCS
2007
ACM
15 years 10 months ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos