Sciweavers

7557 search results - page 302 / 1512
» Modeling Timed Concurrent Systems
Sort
View
LCTRTS
2005
Springer
16 years 3 days ago
Cache aware optimization of stream programs
Effective use of the memory hierarchy is critical for achieving high performance on embedded systems. We focus on the class of streaming applications, which is increasingly preval...
Janis Sermulins, William Thies, Rodric M. Rabbah, ...
ASPDAC
2012
ACM
288views Hardware» more  ASPDAC 2012»
14 years 2 months ago
Automatic timing granularity adjustment for host-compiled software simulation
—Host-compiled simulation has been widely adopted as a practical approach for fast and high-level evaluation of complex software-intensive systems at early stages of the design p...
Parisa Razaghi, Andreas Gerstlauer
HICSS
2006
IEEE
126views Biometrics» more  HICSS 2006»
16 years 20 days ago
A Model for Temporal Interval Authorizations
A new model for representing temporal access control policies is introduced. In this model, temporal authorizations are represented by time attributes associated with subjects and...
Francis B. Afinidad, Timothy E. Levin, Cynthia E. ...
POPL
2009
ACM
16 years 1 months ago
Language constructs for transactional memory
Transactional memory (TM) provides a safer, more modular, and more scalable alternative to traditional lock-based synchronization. Implementing high performance TM systems has rec...
Tim Harris
IPPS
2003
IEEE
15 years 12 months ago
System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC
To cope with the increasing demand for higher computational power and flexibility, dynamically reconfigurable blocks become an important part inside a system-on-chip. Several meth...
Antti Pelkonen, Kostas Masselos, Miroslav Cup&aacu...