2805 search results - page 264 / 561 » Modeling Memory for Melodies |
201
click to vote
ANCS
2005
ACM
16 years 7 days ago
2005
ACM
Hash tables provide efficient table implementations, achieving O(1), query, insert and delete operations at low loads. However, at moderate or high loads collisions are quite freq...
192
click to vote
MOBICOM
2004
ACM
16 years 3 days ago
2004
ACM
The progress of mobile device technology unfolds a new spectrum of applications that challenges conventional infrastructure models. Most of these devices are perceived by their us...
205
click to vote
ICS
2004
Tsinghua U.
16 years 1 days ago
2004
Tsinghua U.
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
186
click to vote
JSA
2007
15 years 6 months ago
2007
Mapping of applications on a Multiprocessor System-on-Chip (MP-SoC) is a crucial step to optimize performance, energy and memory constraints at the same time. The problem is formu...
201
click to vote
PC
2010
15 years 5 months ago
2010
Compute unified device architecture (CUDA) is a software development platform that allows us to run C-like programs on the nVIDIA graphics processing unit (GPU). This paper prese...