2805 search results - page 190 / 561 » Modeling Memory for Melodies |
159
click to vote
ICPPW
2006
IEEE
16 years 18 days ago
2006
IEEE
This paper presents an analysis on the performance of a parallel implementation of a discrete model of laser dynamics, which is based on cellular automata. The performance of a 2D...
174
click to vote
DSN
2002
IEEE
15 years 11 months ago
2002
IEEE
This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to...
195
click to vote
ISHPC
1999
Springer
15 years 10 months ago
1999
Springer
Superscalar microprocessor efficiency is generally not as high as anticipated. In fact, sustained utilization below thirty percent of peak is not uncommon, even for fully optimized...
170
click to vote
ICDCS
1996
IEEE
15 years 10 months ago
1996
IEEE
This paper presents a detailed comparison of the relative importance of allowing concurrent writers versus the choice of the underlying consistency model. Our comparison is based ...
148
click to vote
SPAA
1990
ACM
15 years 10 months ago
1990
ACM
A wad-free implementation of a data object in shared memory is one that guarantees that any process can complete any operation in a finite number of steps, regardless of the execu...