Sciweavers

5113 search results - page 816 / 1023
» Model-integrated system development: models, architecture, a...
Sort
View
SIGARCH
2008
144views more  SIGARCH 2008»
15 years 6 months ago
A stream chip-multiprocessor for bioinformatics
- Bioinformatics applications such as gene and protein sequence matching algorithms are characterized by the need to process large amounts of data. While uni-processor performance ...
Ravi Kiran Karanam, Arun Ravindran, Arindam Mukher...
INFOCOM
2002
IEEE
15 years 11 months ago
Ultrafast Photonic Label Switch for Asynchronous Packets of Variable Length
- This paper describes new optical switching architectures supporting asynchronous variable-length packets. Output line contention is resolved by optical delay line buffers. By int...
Masayuki Murata, Ken-ichi Kitayama
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 11 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
IEE
2007
100views more  IEE 2007»
15 years 6 months ago
Designing and constructing modifiable middleware using component frameworks
Because of the increasingly diverse and dynamic environments in which they must operate, modern middleware platforms need to explicitly support modifiability. Modifiability should...
Nikos Parlavantzas, Geoffrey Coulson
PEWASUN
2004
ACM
15 years 12 months ago
A simulation study on multi-rate mobile ad hoc networks
This paper studies the performance of a multi-rate mobile ad hoc network (MANET) using an extended ns-2 simulator. A link adaptation algorithm is developed and tested. The multi-r...
Gang Ding, Xiaoxin Wu, Bharat K. Bhargava