5015 search results - page 685 / 1003 » Model Checking a Path |
188
click to vote
ISQED
2005
IEEE
16 years 8 days ago
2005
IEEE
As technology continues to scale beyond 100nm, there is a significant increase in performance uncertainty of CMOS logic due to process and environmental variations. Traditional c...
145
click to vote
INEX
2005
Springer
16 years 6 days ago
2005
Springer
This paper reports on the INRIA group’s approach to XML mining while participating in the INEX XML Mining track 2005. We use a flexible representation of XML documents that allo...
166
click to vote
PATMOS
2005
Springer
16 years 6 days ago
2005
Springer
The time taken for a CMOS logic gate output to change after one or more inputs have changed is called the output delay of the gate. A conventional multi-input CMOS gate is designed...
174
click to vote
WMPI
2004
ACM
16 years 3 days ago
2004
ACM
High-performance out-of-order processors spend a significant portion of their execution time on the incorrect program path even though they employ aggressive branch prediction al...
190
click to vote
EUROPAR
2004
Springer
16 years 3 days ago
2004
Springer
High scalability in Peer-to-Peer (P2P) systems has been achieved with the emergence of the networks based on Distributed Hash Table (DHT). Most of the DHTs can be regarded as expon...