Sciweavers

2078 search results - page 81 / 416
» MetaCores: Design and Optimization Techniques
Sort
View
WSC
1998
15 years 7 months ago
Combining Optimism Limiting Schemes in Time Warp Based Parallel Simulations
The Time Warp protocol is considered to be an effective synchronization mechanism for parallel discrete event simulation (PDES). However, it is widely recognized that it suffers o...
Kevin G. Jones, Samir Ranjan Das
VLSID
2009
IEEE
99views VLSI» more  VLSID 2009»
16 years 7 months ago
Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips
In this paper, we present a dynamic power management technique for optimizing the use of virtual channels in network on chips. The technique which is called dynamic virtual channe...
Amir-Mohammad Rahmani, Masoud Daneshtalab, Ali Afz...
ISQED
2007
IEEE
127views Hardware» more  ISQED 2007»
16 years 19 days ago
Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems
— In the past, dynamic voltage and frequency scaling (DVFS) has been widely used for power and energy optimization in embedded system design. As thermal issues become increasingl...
Yongpan Liu, Huazhong Yang, Robert P. Dick, Hui Wa...
ICTAI
2010
IEEE
15 years 4 months ago
Multicriteria Reasoning Considering Reliability or Availability
Abstract--Reliability and/or availability are increasingly important aspects in the design of systems, especially networks and service offerings. Optimization here is a multi-crite...
Tarik Hadzic, Helmut Simonis
SBACPAD
2007
IEEE
130views Hardware» more  SBACPAD 2007»
16 years 18 days ago
Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)
In this paper, an adaptive wormhole router for a flexible on-chip interconnection network is proposed and implemented for a Chip-Multi Processor (CMP). It adopts a wormhole switc...
Seung Eun Lee, Jun Ho Bahn, Nader Bagherzadeh