Sciweavers

2078 search results - page 188 / 416
» MetaCores: Design and Optimization Techniques
Sort
View
GLVLSI
2009
IEEE
125views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Timing-driven N-way decomposition
Logic decomposition has been extensively used to optimize the worst-case delay and the area in the technology independent phase. Bi-decomposition is one of the state-of-art techni...
David Bañeres, Jordi Cortadella, Michael Ki...
ARITH
2007
IEEE
15 years 10 months ago
Robust Energy-Efficient Adder Topologies
In this paper we explore the relationship between adder topology and energy efficiency. We compare the energy-delay tradeoff curves of selected 32-bit adder topologies, to determi...
Dinesh Patil, Omid Azizi, Mark Horowitz, Ron Ho, R...
CORR
2004
Springer
106views Education» more  CORR 2004»
15 years 6 months ago
Intelligent Systems: Architectures and Perspectives
: The integration of different learning and adaptation techniques to overcome individual limitations and to achieve synergetic effects through the hybridization or fusion of these ...
Ajith Abraham
IPPS
2005
IEEE
16 years 4 days ago
A Compiler and Runtime Infrastructure for Automatic Program Distribution
This paper presents the design and the implementation of a compiler and runtime infrastructure for automatic program distribution. We are building a research infrastructure that e...
Roxana Diaconescu, Lei Wang, Zachary Mouri, Matt C...
GECCO
2000
Springer
182views Optimization» more  GECCO 2000»
15 years 10 months ago
A Novel Evolvable Hardware Framework for the Evolution of High Performance Digital Circuits
This paper presents a novel evolvable hardware framework for the automated design of digital circuits for high performance applications. The technique evolves circuits correspondi...
Ben I. Hounsell, Tughrul Arslan