2078 search results - page 131 / 416 » MetaCores: Design and Optimization Techniques |
166
click to vote
EVOW
2004
Springer
15 years 11 months ago
2004
Springer
We consider the problem of designing error correcting codes (ECC), a hard combinatorial optimization problem of relevance in the field of telecommunications. This problem is tackl...
142
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
As technology enters the nanometer territory, the antenna effect plays an important role in determining the yield and reliability of a VLSI circuit. Diode insertion and jumper in...
152
click to vote
ICCAD
2006
IEEE
16 years 3 months ago
2006
IEEE
We present a fast and efficient combinatorial algorithm to simultaneously identify the candidate locations as well as the sizes of the buffers driving a clock mesh. Due to the hi...
152
click to vote
ASPDAC
2006
ACM
16 years 12 days ago
2006
ACM
- Traditionally, minimum possible area of a VLSI layout is considered the best for delay and power minimization due to decreased interconnect capacitance. This paper shows however ...
178
click to vote
ICCAD
1996
IEEE
15 years 10 months ago
1996
IEEE
In this paper we present an ecient technique to reduce the switching activity in a CMOS combinational logic network based on local logic transformations. These transformations con...