Sciweavers

354 search results - page 39 / 71
» Memory and compiler optimizations for low-power and -energy
Sort
View
SIGMETRICS
2008
ACM
214views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
HMTT: a platform independent full-system memory trace monitoring system
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
Yungang Bao, Mingyu Chen, Yuan Ruan, Li Liu, Jianp...
ECRTS
2008
IEEE
16 years 17 days ago
WCET-driven Cache-based Procedure Positioning Optimizations
Procedure Positioning is a well known compiler optimization aiming at the improvement of the instruction cache behavior. A contiguous mapping of procedures calling each other freq...
Paul Lokuciejewski, Heiko Falk, Peter Marwedel
ECOOP
2000
Springer
15 years 10 months ago
Empirical Study of Object-Layout Strategies and Optimization Techniques
Althoughthereisalargebodyofresearchonthetimeoverheadofobject oriented programs, there is little work on memory overhead. This paper takes an empirical approach to the study of this...
Natalie Eckel, Joseph Gil
ASPDAC
2001
ACM
185views Hardware» more  ASPDAC 2001»
15 years 9 months ago
Power optimization and management in embedded systems
Power-efficient design requires reducing power dissipation in all parts of the design and during all stages of the design process subject to constraints on the system performance ...
Massoud Pedram
IWMM
2011
Springer
217views Hardware» more  IWMM 2011»
14 years 9 months ago
On the theory and potential of LRU-MRU collaborative cache management
The goal of cache management is to maximize data reuse. Collaborative caching provides an interface for software to communicate access information to hardware. In theory, it can o...
Xiaoming Gu, Chen Ding