354 search results - page 37 / 71 » Memory and compiler optimizations for low-power and -energy |
159
click to vote
LCTRTS
2010
Springer
16 years 28 days ago
2010
Springer
Coarse Grain Reconfigurable Architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and movi...
167
click to vote
CGO
2007
IEEE
16 years 13 days ago
2007
IEEE
Emerging microprocessors offer unprecedented parallel computing capabilities and deeper memory hierarchies, increasing the importance of loop transformations in optimizing compile...
167
click to vote
POS
1998
Springer
15 years 10 months ago
1998
Springer
Persistent programming languages manage volatile memory as a cache for stable storage, imposing a read barrier on operations that access the cache, and a write barrier on updates ...
137
click to vote
DATE
2006
IEEE
16 years 5 days ago
2006
IEEE
Sophisticated C compiler support for network processors (NPUs) is required to improve their usability and consequently, their acceptance in system design. Nonetheless, high-level ...
163
click to vote
IPPS
2007
IEEE
16 years 12 days ago
2007
IEEE
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...