3202 search results - page 93 / 641 » Memory access scheduling |
163
click to vote
HIPC
2005
Springer
15 years 11 months ago
2005
Springer
We examine the problem of scheduling concurrent independent flows on multiple-disk I/O storage systems. Two models are considered: in the shared buffer model the memory buffer is ...
160
click to vote
DATE
2002
IEEE
15 years 11 months ago
2002
IEEE
: A new technique is presented in this paper to improve the efficiency of data scheduling for multi-context reconfigurable architectures targeting multimedia and DSP applications. ...
163
click to vote
DATE
2007
IEEE
16 years 18 days ago
2007
IEEE
1 The increasing test data volume needed to test core-based System-on-Chip contributes to long test application times (TAT) and huge automatic test equipment (ATE) memory requireme...
176
click to vote
IEEEPACT
2003
IEEE
15 years 11 months ago
2003
IEEE
We investigate the implementation of IP look-up for core routers using multiple microengines and a tailored memory hierarchy. The main architectural concerns are limiting the numb...
148
click to vote
ICPP
2003
IEEE
15 years 11 months ago
2003
IEEE
The bus that connects processors to memory is known to be a major architectural bottleneck in SMPs. However, both software and scheduling policies for these systems generally focu...