Sciweavers

3202 search results - page 384 / 641
» Memory access scheduling
Sort
View
CLUSTER
2006
IEEE
16 years 21 days ago
Initial Performance Evaluation of the NetEffect 10 Gigabit iWARP Adapter
Interconnect speeds currently surpass the abilities of today’s processors to satisfy their demands. The throughput rate provided by the network simply generates too much protoco...
Dennis Dalessandro, Pete Wyckoff, Gary Montry
GLOBECOM
2006
IEEE
16 years 21 days ago
Scalable Layer-2/Layer-3 Multistage Switching Architectures for Software Routers
Abstract— Software routers are becoming an important alternative to proprietary and expensive network devices, because they exploit the economy of scale of the PC market and open...
Andrea Bianco, Jorge M. Finochietto, Giulio Galant...
MICRO
2006
IEEE
155views Hardware» more  MICRO 2006»
16 years 19 days ago
In-Network Cache Coherence
With the trend towards increasing number of processor cores in future chip architectures, scalable directory-based protocols for maintaining cache coherence will be needed. Howeve...
Noel Eisley, Li-Shiuan Peh, Li Shang
ICMCS
2005
IEEE
136views Multimedia» more  ICMCS 2005»
16 years 7 days ago
Efficient Hardware Search Engine for Associative Content Retrieval of Long Queries in Huge Multimedia Databases
Due to the enormous increase in the stored digital contents, search and retrieval functionalities are necessary in multimedia systems. Though processor speed for standard PCs (Per...
Christophe Layer, Hans-Jörg Pfleiderer
IPPS
2005
IEEE
16 years 7 days ago
Reconfigurable Object Consistency Model
Consistency is an important issue in Distributed Shared Memory (DSM) systems. These systems share a set of objects or virtual memory pages. The data sharing enables the applicatio...
Christiane V. Pousa, Luís Fabrício W...