Sciweavers

3202 search results - page 378 / 641
» Memory access scheduling
Sort
View
JCP
2008
232views more  JCP 2008»
15 years 6 months ago
Low Power SRAM with Boost Driver Generating Pulsed Word Line Voltage for Sub-1V Operation
Instability of SRAM memory cells derived from the process variation and lowered supply voltage has recently been posing significant design challenges for low power SoCs. This paper...
Masaaki Iijima, Kayoko Seto, Masahiro Numa, Akira ...
NICSO
2010
Springer
15 years 5 months ago
Partial Imitation Rule in Iterated Prisoner Dilemma Game on a Square Lattice
t] A realistic replacement of the general imitation rule in the Iterated Prisoner Dilemma (IPD) is investigated with simulation on square lattice, whereby the player, with finite m...
Degang Wu, Mathis Antony, Kwok Yip Szeto
ICPP
2009
IEEE
15 years 4 months ago
A Parallel Algorithm for Computing Betweenness Centrality
In this paper we present a multi-grained parallel algorithm for computing betweenness centrality, which is extensively used in large-scale network analysis. Our method is based on ...
Guangming Tan, Dengbiao Tu, Ninghui Sun
ADHOC
2007
118views more  ADHOC 2007»
15 years 6 months ago
Sticky CSMA/CA: Implicit synchronization and real-time QoS in mesh networks
We propose a novel approach to QoS for real-time traffic over wireless mesh networks, in which application layer characteristics are exploited or shaped in the design of medium ac...
Sumit Singh, Prashanth Aravinda Kumar Acharya, Upa...
DATE
2008
IEEE
138views Hardware» more  DATE 2008»
16 years 1 months ago
Functional Self-Testing for Bus-Based Symmetric Multiprocessors
Functional, instruction-based self-testing of microprocessors has recently emerged as an effective alternative or supplement to other testing approaches, and is progressively adop...
Andreas Apostolakis, Dimitris Gizopoulos, Mihalis ...