Sciweavers

3202 search results - page 360 / 641
» Memory access scheduling
Sort
View
JOT
2008
105views more  JOT 2008»
15 years 6 months ago
Using Multiple Servers in Concurrent Garbage Collector
Object-oriented programming languages are being widely adopted as one of the most powerful languages due their flexibility and reusability. However, these languages suffer from me...
Ali Ebrahim El Desokey, Amany Sarhan, Seham Moawed
PDPTA
2000
15 years 8 months ago
An Economy Driven Resource Management Architecture for Global Computational Power Grids
The growing computational power requirements of grand challenge applications has promoted the need for linking highperformance computational resources distributed across multiple ...
Rajkumar Buyya, David Abramson, Jonathan Giddy
HPCC
2009
Springer
15 years 11 months ago
On Instruction-Level Method for Reducing Cache Penalties in Embedded VLIW Processors
Usual cache optimisation techniques for high performance computing are difficult to apply in embedded VLIW applications. First, embedded applications are not always well structur...
Samir Ammenouche, Sid Ahmed Ali Touati, William Ja...
ISCA
1996
IEEE
99views Hardware» more  ISCA 1996»
15 years 10 months ago
High-Bandwidth Address Translation for Multiple-Issue Processors
In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels of instruction-level parallelism, resulting in increasing ...
Todd M. Austin, Gurindar S. Sohi
ISCA
2009
IEEE
276views Hardware» more  ISCA 2009»
16 years 1 months ago
PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches
Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that sharing-oblivious cache management policies (...
Yuejian Xie, Gabriel H. Loh