Sciweavers

3202 search results - page 344 / 641
» Memory access scheduling
Sort
View
172
Voted
RECONFIG
2008
IEEE
140views VLSI» more  RECONFIG 2008»
16 years 1 months ago
Generalised Parallel Bilinear Interpolation Architecture for Vision Systems
Bilinear interpolation is widely used in computer vision for extracting pixel values for positions that lie off the pixel grid in an image. For each sub-pixel, the values of four ...
Suhaib A. Fahmy
SIES
2008
IEEE
16 years 1 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
SBACPAD
2007
IEEE
143views Hardware» more  SBACPAD 2007»
16 years 29 days ago
A Code Compression Method to Cope with Security Hardware Overheads
Code Compression has been used to alleviate the memory requirements as well as to improve performance and/or minimize energy consumption. On the other hand, implementing security ...
Eduardo Wanderley Netto, Romain Vaslin, Guy Gognia...
ASPLOS
2006
ACM
16 years 20 days ago
Stealth prefetching
Prefetching in shared-memory multiprocessor systems is an increasingly difficult problem. As system designs grow to incorporate larger numbers of faster processors, memory latency...
Jason F. Cantin, Mikko H. Lipasti, James E. Smith
CCGRID
2005
IEEE
16 years 9 days ago
View-oriented update protocol with integrated diff for view-based consistency
This paper proposes a View-Oriented Update Protocol with Integrated Diff for efficient implementation of a View-based Consistency model which supports a novel View-Oriented Paral...
Zhiyi Huang, Martin K. Purvis, Paul Werstein