Sciweavers

3202 search results - page 326 / 641
» Memory access scheduling
Sort
View
ICC
2007
IEEE
141views Communications» more  ICC 2007»
16 years 1 months ago
AMAC: Traffic-Adaptive Sensor Network MAC Protocol through Variable Duty-Cycle Operations
—Sensor network MAC protocols usually employ periodic sleep and wakeup, achieving low duty-cycle to save energy and to increase the lifetime of battery-powered sensor devices. Ho...
Sang Hoon Lee, Joon Ho Park, Lynn Choi
IPPS
2000
IEEE
15 years 11 months ago
Register Assignment for Software Pipelining with Partitioned Register Banks
Many techniques for increasing the amount of instruction-level parallelism (ILP) put increased pressure on the registers inside a CPU. These techniques allow for more operations t...
Jason Hiser, Steve Carr, Philip H. Sweany, Steven ...
ICC
2007
IEEE
147views Communications» more  ICC 2007»
16 years 1 months ago
VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax
— We present a new multi-rate architecture for decoding irregular LDPC codes in IEEE 802.16e WiMax standard. The proposed architecture utilizes the value–reuse property of offs...
Kiran K. Gunnam, Gwan S. Choi, Mark B. Yeary, Moha...
DATE
2006
IEEE
77views Hardware» more  DATE 2006»
16 years 22 days ago
Soft-error classification and impact analysis on real-time operating systems
This paper investigates the sensitivity of real-time systems running applications under operating systems that are subject to soft-errors. We consider applications using different...
N. Ignat, B. Nicolescu, Yvon Savaria, Gabriela Nic...
ISHPC
1997
Springer
15 years 10 months ago
Resource Management Methods for General Purpose Massively Parallel OS SSS-Core
We propose two resource management methods; a scheduling policy that re ects resource consumption states and a memory-replacement strategy based on page classi cation under distrib...
Yojiro Nobukuni, Takashi Matsumoto, Kei Hiraki