Sciweavers

3202 search results - page 247 / 641
» Memory access scheduling
Sort
View
EMSOFT
2009
Springer
16 years 1 months ago
Implementing time-predictable load and store operations
Scratchpads have been widely proposed as an alternative to caches for embedded systems. Advantages of scratchpads include reduced energy consumption in comparison to a cache and a...
Jack Whitham, Neil C. Audsley
LCTRTS
2010
Springer
16 years 1 months ago
Versatile system-level memory-aware platform description approach for embedded MPSoCs
In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations. In contrast to previo...
Robert Pyka, Felipe Klein, Peter Marwedel, Stylian...
ISCAS
2006
IEEE
74views Hardware» more  ISCAS 2006»
16 years 17 days ago
Low-power hybrid turbo decoding based on reverse calculation
—As turbo decoding is a highly memory-intensive algorithm consuming large power, a major issue to be solved in practical implementation is to reduce power consumption. This paper...
Hye-Mi Choi, Ji-Hoon Kim, In-Cheol Park
PARA
2004
Springer
15 years 12 months ago
Cache Optimizations for Iterative Numerical Codes Aware of Hardware Prefetching
Cache optimizations typically include code transformations to increase the locality of memory accesses. An orthogonal approach is to enable for latency hiding by introducing prefet...
Josef Weidendorfer, Carsten Trinitis
DSD
2004
IEEE
97views Hardware» more  DSD 2004»
15 years 10 months ago
Scene Management Models and Overlap Tests for Tile-Based Rendering
Tile-based rendering (also called chunk rendering or bucket rendering) is a promising technique for low-power, 3D graphics platforms. This technique decomposes a scene into smalle...
Iosif Antochi, Ben H. H. Juurlink, Stamatis Vassil...