206 search results - page 38 / 42 » Mechanisms for store-wait-free multiprocessors |
157
click to vote
IEEEPACT
2008
IEEE
16 years 14 days ago
2008
IEEE
This paper presents the Distributed Cooperative Caching, a scalable and energy-efficient scheme to manage chip multiprocessor (CMP) cache resources. The proposed configuration is...
174
click to vote
ISCA
2007
IEEE
16 years 11 days ago
2007
IEEE
Virtual Private Machines (VPM) provide a framework for Quality of Service (QoS) in CMP-based computer systems. VPMs incorporate microarchitecture mechanisms that allow shares of h...
165
click to vote
MICRO
2007
IEEE
16 years 10 days ago
2007
IEEE
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
181
click to vote
IEEEPACT
2006
IEEE
16 years 2 days ago
2006
IEEE
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
140
click to vote
MICRO
2006
IEEE
16 years 2 days ago
2006
IEEE
The large working sets of commercial and scientific workloads stress the L2 caches of Chip Multiprocessors (CMPs). Some CMPs use a shared L2 cache to maximize the on-chip cache c...