Sciweavers

4396 search results - page 613 / 880
» Measuring the Architecture Design Process
Sort
View
DAC
2003
ACM
16 years 7 months ago
Performance-impact limited area fill synthesis
Chemical-mechanical planarization (CMP) and other manufacturing steps in very deep-submicron VLSI have varying effects on device and interconnect features, depending on the local ...
Yu Chen, Puneet Gupta, Andrew B. Kahng
DAC
2003
ACM
16 years 7 months ago
Data communication estimation and reduction for reconfigurable systems
Widespread adoption of reconfigurable devices requires system level synthesis techniques to take an application written in a high level language and map it to the reconfigurable d...
Adam Kaplan, Philip Brisk, Ryan Kastner
VLSID
2006
IEEE
119views VLSI» more  VLSID 2006»
16 years 7 months ago
Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core
Performance of applications can be boosted by executing application-specific Instruction Set Extensions (ISEs) on a specialized hardware coupled with a processor core. Many commer...
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, ...
HPCA
2006
IEEE
16 years 7 months ago
The common case transactional behavior of multithreaded programs
Transactional memory (TM) provides an easy-to-use and high-performance parallel programming model for the upcoming chip-multiprocessor systems. Several researchers have proposed a...
JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Austen...
SIGMOD
2007
ACM
105views Database» more  SIGMOD 2007»
16 years 6 months ago
Supporting entity search: a large-scale prototype search engine
As the Web has evolved into a data-rich repository, with the standard "page view," current search engines are increasingly inadequate. While we often search for various ...
Tao Cheng, Xifeng Yan, Kevin Chen-Chuan Chang