Sciweavers

4396 search results - page 582 / 880
» Measuring the Architecture Design Process
Sort
View
ICCD
2008
IEEE
159views Hardware» more  ICCD 2008»
16 years 3 months ago
Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor
— Heterogeneous Chip Multiprocessors (HMPs), such as the Cell Broadband Engine, offer a new design optimization opportunity by allowing designers to provide accelerators for appl...
Michael Gschwind
OOPSLA
2009
Springer
16 years 1 months ago
Thorn: robust, concurrent, extensible scripting on the JVM
Scripting languages enjoy great popularity due their support for rapid and exploratory development. They typically have lightweight syntax, weak data privacy, dynamic typing, powe...
Bard Bloom, John Field, Nathaniel Nystrom, Johan &...
ICCD
2008
IEEE
148views Hardware» more  ICCD 2008»
16 years 1 months ago
Adaptive SRAM memory for low power and high yield
— SRAMs typically represent half of the area and more than half of the transistors on a chip today. Variability increases as feature size decreases, and the impact of variability...
Baker Mohammad, Stephen Bijansky, Adnan Aziz, Jaco...
ISCAS
2005
IEEE
148views Hardware» more  ISCAS 2005»
16 years 11 days ago
Clock and data recovery with adaptive loop gain for spread spectrum SerDes applications
—A novel clock and data recovery architecture with adaptive loop gain is proposed for spread spectrum SerDes applications such as the Serial AT Attachment. The proposed design co...
Ming-Ta Hsieh, Gerald E. Sobelman
WOWMOM
2005
ACM
201views Multimedia» more  WOWMOM 2005»
16 years 10 days ago
Real-Time Intrusion Detection for Ad Hoc Networks
A mobile ad hoc network is a collection of nodes that is connected through a wireless medium forming rapidly changing topologies. The widely accepted existing routing protocols de...
Ioanna Stamouli, Patroklos G. Argyroudis, Hitesh T...