Sciweavers

4396 search results - page 579 / 880
» Measuring the Architecture Design Process
Sort
View
EDBT
2009
ACM
302views Database» more  EDBT 2009»
16 years 1 months ago
RankClus: integrating clustering with ranking for heterogeneous information network analysis
As information networks become ubiquitous, extracting knowledge from information networks has become an important task. Both ranking and clustering can provide overall views on in...
Yizhou Sun, Jiawei Han, Peixiang Zhao, Zhijun Yin,...
VLSID
2006
IEEE
142views VLSI» more  VLSID 2006»
16 years 7 months ago
Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors
- Security protocols, such as IPSec and SSL, are being increasingly deployed in the context of networked embedded systems. The resource-constrained nature of embedded systems and, ...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...
AINA
2007
IEEE
16 years 1 months ago
Multi-Stage Real Time Health Monitoring via ZigBee in Smart Homes
We present a framework for a wireless health monitoring system within a smart home using ZigBee technology. Vital signals are collected and processed using a 3-tiered architecture...
S. Dagtas, G. Pekhteryev, Zafer Sahinoglu
RECOMB
2004
Springer
16 years 7 months ago
Comparing in situ mRNA expression patterns of drosophila embryos
In situ staining of a target mRNA at several time points during the development of a D. melanogaster embryo gives one a detailed spatio-temporal view of the expression pattern of ...
Hanchuan Peng, Eugene W. Myers
DAC
2001
ACM
16 years 7 months ago
Using Texture Mapping with Mipmapping to Render a VLSI Layout
This paper presents a method of using texture mapping with mipmapping to render a VLSI layout. Texture mapping is used to save already rasterized areas of the layout from frame to...
Jeff Solomon, Mark Horowitz