Sciweavers

4396 search results - page 563 / 880
» Measuring the Architecture Design Process
Sort
View
EUROSYS
2007
ACM
15 years 8 months ago
Enabling scalability and performance in a large scale CMP environment
Hardware trends suggest that large-scale CMP architectures, with tens to hundreds of processing cores on a single piece of silicon, are iminent within the next decade. While exist...
Bratin Saha, Ali-Reza Adl-Tabatabai, Anwar M. Ghul...
DAC
2002
ACM
16 years 7 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
BXML
2003
15 years 8 months ago
Rule-Based Generation of XML Schemas from UML Class Diagrams
We present an approach of how to automatically extract an XML document structure from a conceptual data model that describes the content of the document. We use UML class diagrams ...
Tobias Krumbein, Thomas Kudrass
BSN
2009
IEEE
118views Sensor Networks» more  BSN 2009»
16 years 1 months ago
Minimising Loss-Induced Errors in Real Time Wireless Sensing by Avoiding Data Dependency
Abstract—The use of local processing to reduce data transmission rates, and thereby power and bandwidth requirements, is common in wireless sensor networks. Achieving the minimum...
A. D. Young, M. J. Ling
CDC
2008
IEEE
136views Control Systems» more  CDC 2008»
16 years 1 months ago
Estimation over heterogeneous sensor networks
Abstract— Design trade-offs between estimation performance, processing delay and communication cost for a sensor scheduling problem is discussed. We consider a heterogeneous sens...
Henrik Sandberg, Maben Rabi, Mikael Skoglund, Karl...