Sciweavers

4396 search results - page 402 / 880
» Measuring the Architecture Design Process
Sort
View
ICIP
1994
IEEE
16 years 8 months ago
Full Custom VLSI Implementation of High-Speed 2-D DCT/IDCT Chip
In this paper we present a full-custom VLSI design of highspeed 2-D DCT/IDCT processor based on the new class of time-recursive algorithms and architectures which has never been i...
Vishnu Srinivasan, K. J. Ray Liu
DATE
2009
IEEE
163views Hardware» more  DATE 2009»
15 years 10 months ago
Analysis and optimization of fault-tolerant embedded systems with hardened processors
1 In this paper we propose an approach to the design optimization of fault-tolerant hard real-time embedded systems, which combines hardware and software fault tolerance techniques...
Viacheslav Izosimov, Ilia Polian, Paul Pop, Petru ...
FDL
2006
IEEE
15 years 10 months ago
System Description Aspects as Syntactic Sugar
Many different system description and specification languages are used in modern design flows to emphasize different aspects like modular architecture, multibehavior, abstract act...
Jens Brandt, Klaus Schneider
DATE
2003
IEEE
115views Hardware» more  DATE 2003»
16 years 3 days ago
Embedded Software in Digital AM-FM Chipset
The new standard DRM for digital radio broadcast in AM band requires integrated devices for radio receivers at low cost and very low power consumption. A chipset is currently desi...
Michel Sarlotte, Bernard Candaele, J. Quevremont, ...
AEI
2010
126views more  AEI 2010»
15 years 7 months ago
Engineering intelligent information-processing systems with CAST
The CoSy Architecture Schema Toolkit (CAST) is a new software toolkit, and related processing paradigm, which supports the construction and exploration of information-processing a...
Nick Hawes, Jeremy Wyatt