Sciweavers

4396 search results - page 401 / 880
» Measuring the Architecture Design Process
Sort
View
NOCS
2007
IEEE
16 years 1 months ago
Towards Open Network-on-Chip Benchmarks
Measuring and comparing performance, cost, and other features of advanced communication architectures for complex multi core/multiprocessor systems on chip is a significant challe...
Cristian Grecu, André Ivanov, Partha Pratim...
FCCM
2006
IEEE
144views VLSI» more  FCCM 2006»
16 years 26 days ago
Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA
In this paper, we investigate a combination of two techniques — instruction coding and instruction re-ordering — for optimizing energy in embedded processor control. We presen...
Robert G. Dimond, Oskar Mencer, Wayne Luk
DAC
1995
ACM
15 years 10 months ago
The Elmore Delay as a Bound for RC Trees with Generalized Input Signals
The Elmore delay is an extremely popular delay metric, particularly for RC tree analysis. The widespread usage of this metric is mainly attributable to it being the most accurate ...
Rohini Gupta, Byron Krauter, Bogdan Tutuianu, John...
EUROSYS
2011
ACM
14 years 10 months ago
Database engines on multicores, why parallelize when you can distribute?
Multicore computers pose a substantial challenge to infrastructure software such as operating systems or databases. Such software typically evolves slower than the underlying hard...
Tudor-Ioan Salomie, Ionut Emanuel Subasu, Jana Gic...
COMPUTER
2002
103views more  COMPUTER 2002»
15 years 6 months ago
SimpleScalar: An Infrastructure for Computer System Modeling
tail defines the level of abstraction used to implement the model's components. A highly detailed model will faithfully simulate all aspects of machine operation, whether or n...
Todd M. Austin, Eric Larson, Dan Ernst