4396 search results - page 372 / 880 » Measuring the Architecture Design Process |
188
click to vote
ISCAS
2006
IEEE
16 years 24 days ago
2006
IEEE
Abstract- We present an architecture and VLSI implemen- Various strategies in the analysis of spatio-temporal dynamtation of a distributed neural interface and spatio-temporal ics ...
221
Voted
PVM
2010
Springer
15 years 5 months ago
2010
Springer
Abstract. Designing and tuning parallel applications with MPI, particularly at large scale, requires understanding the performance implications of different choices of algorithms ...
204
Voted
CASES
2005
ACM
15 years 8 months ago
2005
ACM
Instruction set customization accelerates the performance of applications by compressing the length of critical dependence paths and reducing the demands on processor resources. W...
167
Voted
SIPS
2008
IEEE
16 years 1 months ago
2008
IEEE
This paper presents a low-complexity, high-speed 4-dimensional 8-ary Phase Shift Keying Trellis Coded Modulation (4-D 8PSK TCM) decoder. In the design, an efficient architecture f...
168
click to vote
TREC
2001
15 years 8 months ago
2001
This paper presents the DIOGENE question/answering system developed at ITCIrst. The system is based on a rather standard architecture which includes three components for question ...