Sciweavers

4396 search results - page 358 / 880
» Measuring the Architecture Design Process
Sort
View
ISVLSI
2008
IEEE
173views VLSI» more  ISVLSI 2008»
16 years 1 months ago
Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques
The evolution of deep submicron technologies allows the development of increasingly complex Systems on a Chip (SoC). However, this evolution is rendering less viable some well-est...
Julian J. H. Pontes, Matheus T. Moreira, Rafael So...
DAC
1999
ACM
15 years 11 months ago
Panel: What is the Proper System on Chip Design Methodology
ion model or flexible PCB solutions cannot offer a valid solution for the next millinium SoCs . James G. Dougherty, Integrated Systems Silicon LTD, Belfast, Northern Ireland ISS an...
Richard Goering, Pierre Bricaud, James G. Doughert...
ISLPED
2003
ACM
83views Hardware» more  ISLPED 2003»
16 years 1 hour ago
Leakage power modeling and optimization in interconnection networks
Power will be the key limiter to system scalability as interconnection networks take up an increasingly significant portion of system power. In this paper, we propose an architec...
Xuning Chen, Li-Shiuan Peh
CF
2005
ACM
15 years 8 months ago
SPANIDS: a scalable network intrusion detection loadbalancer
Network intrusion detection systems (NIDS) are becoming an increasingly important security measure. With rapidly increasing network speeds, the capacity of the NIDS sensor can lim...
Lambert Schaelicke, Kyle Wheeler, Curt Freeland
BCSHCI
2007
15 years 8 months ago
Ten emotion heuristics: guidelines for assessing the user's affective dimension easily and cost-effectively
Emotional appeal is a key dimension in user experience that often goes unmeasured in most user-centered design projects. This paper presents preliminary work for developing a set ...
Eva de Lera, Muriel Garreta Domingo