Sciweavers

4396 search results - page 278 / 880
» Measuring the Architecture Design Process
Sort
View
EXPCS
2007
15 years 10 months ago
Empirical performance assessment using soft-core processors on reconfigurable hardware
Simulation has been the de facto standard method for performance evaluation of newly proposed ideas in computer architecture for many years. While simulation allows for theoretica...
Richard Hough, Praveen Krishnamurthy, Roger D. Cha...
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
15 years 6 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
WSMAI
2003
15 years 8 months ago
Fuzzy Inferencing in the Web Page Layout Design
The Web page layout design is a complex and ill-structured problem where the evolving tasks, inadequate information processing capabilities, cognitivebiasesand socio-emotionalfacet...
Abdul Rahim Ahmad, Otman A. Basir, Khaled Hassanei...
CORR
2008
Springer
76views Education» more  CORR 2008»
15 years 6 months ago
Design and Fabrication of the Suspended High-Q Spiral Inductors with X-Beams
In this paper, deep sub-micron CMOS process compatible high Q on chip spiral inductors with air gap structure were designed and fabricated. In the design the electromagnetic solve...
M. C. Hsieh, D. K. Jair, Y. K. Fang, C. S. Lin
DATE
2008
IEEE
82views Hardware» more  DATE 2008»
16 years 1 months ago
Variation tolerant NoC design by means of self-calibrating links
We present the implementation and analysis of a variation tolerant version of a switch-to-switch link in a NoC. The goal is to tolerate the effects of process variations on NoC ar...
Simone Medardoni, Marcello Lajolo, Davide Bertozzi