Sciweavers

10805 search results - page 95 / 2161
» Mapping Computation with No Memory
Sort
View
IPPS
2007
IEEE
16 years 20 days ago
Implementing Hirschberg's PRAM-Algorithm for Connected Components on a Global Cellular Automaton
The GCA (Global Cellular Automata) model consists of a collection of cells which change their states synchronously depending on the states of their neighbors like in the classical...
Johannes Jendrsczok, Rolf Hoffmann, Jörg Kell...
EGH
2004
Springer
15 years 11 months ago
Squeeze: numerical-precision-optimized volume rendering
This paper discusses how to squeeze volume rendering into as few bits per operation as possible while still retaining excellent image quality. For each of the typical volume rende...
Ingmar Bitter, Neophytos Neophytou, Klaus Mueller,...
HICSS
1995
IEEE
109views Biometrics» more  HICSS 1995»
15 years 10 months ago
The architecture of an optimistic CPU: the WarpEngine
The architecture for a shared memory CPU is described. The CPU allows for parallelism down to the level of single instructions and is tolerant of memory latency. All executable in...
John G. Cleary, Murray Pearson, Husam Kinawi
FPL
2004
Springer
112views Hardware» more  FPL 2004»
15 years 11 months ago
Storage Allocation for Diverse FPGA Memory Specifications
A previous study [1] demonstrates the advantages of replacing registers by FPGA embedded memories during the storage allocation phase of High-Level Synthesis. The trend in new FPGA...
Dalia Dagher, Iyad Ouaiss
JIIS
2008
104views more  JIIS 2008»
15 years 6 months ago
Transaction Management for Flash Media Databases in Portable Computing Environments
Flash memory is becoming a major database storage in building embedded systems or portable devices because of its non-volatile, shock-resistant, power-economic nature, and fast acc...
Siwoo Byun