Sciweavers

10805 search results - page 333 / 2161
» Mapping Computation with No Memory
Sort
View
PODC
1994
ACM
15 years 10 months ago
A Checkpoint Protocol for an Entry Consistent Shared Memory System
Workstation clusters are becoming an interesting alternative to dedicated multiprocessors. In this environment, the probability of a failure, during an application's executio...
Nuno Neves, Miguel Castro, Paulo Guedes
SAC
2008
ACM
15 years 6 months ago
Exploiting program cyclic behavior to reduce memory latency in embedded processors
In this work we modify the conventional row buffer allocation mechanism used in DDR2 SDRAM banks to improve average memory latency and overall processor performance. Our method as...
Ehsan Atoofian, Amirali Baniasadi
HIPC
2009
Springer
15 years 4 months ago
Optimizing the use of GPU memory in applications with large data sets
Abstract--With General Purpose programmable GPUs becoming more and more popular, automated tools are needed to bridge the gap between achievable performance from highly parallel ar...
Nadathur Satish, Narayanan Sundaram, Kurt Keutzer
ICDCN
2012
Springer
14 years 2 months ago
Lifting the Barriers - Reducing Latencies with Transparent Transactional Memory
Synchronization in distributed systems is expensive because, in general, threads must stall to obtain a lock or to operate on volatile data. Transactional memory, on the other hand...
Annette Bieniusa, Thomas Fuhrmann
SIBGRAPI
1999
IEEE
15 years 11 months ago
Speckle Noise MAP Filtering Based on Local Adaptive Neighborhood Statistics
This work proposes the use of an adaptive neighborhood procedure to extract local statistical properties of images in order to improve a speckle noise "Maximum a Posteriori &q...
Fátima N. S. de Medeiros, Nelson D. A. Masc...