Sciweavers

10805 search results - page 320 / 2161
» Mapping Computation with No Memory
Sort
View
SPAA
2005
ACM
16 years 9 days ago
Efficient algorithms for verifying memory consistency
One approach in verifying the correctness of a multiprocessor system is to show that its execution results comply with the memory consistency model it is meant to implement. It ha...
Chaiyasit Manovit, Sudheendra Hangal
SPAA
2000
ACM
15 years 11 months ago
Algorithmic foundations for a parallel vector access memory system
This paper presents mathematical foundations for the design of a memory controller subcomponent that helps to bridge the processor/memory performance gap for applications with str...
Binu K. Mathew, Sally A. McKee, John B. Carter, Al...
EUROPAR
2006
Springer
15 years 10 months ago
Analysis of the Memory Registration Process in the Mellanox InfiniBand Software Stack
Abstract. To leverage high speed interconnects like InfiniBand it is important to minimize the communication overhead. The most interfering overhead is the registration of communic...
Frank Mietke, Robert Rex, Robert Baumgartl, Torste...
ICPP
1991
IEEE
15 years 10 months ago
Two Techniques to Enhance the Performance of Memory Consistency Models
The memory consistency model supported by a multiprocessor directly affects its performance. Thus, several attempts have been made to relax the consistency models to allow for mor...
Kourosh Gharachorloo, Anoop Gupta, John L. Henness...
CHI
2004
ACM
16 years 5 days ago
Topobo: a constructive assembly system with kinetic memory
We introduce Topobo, a 3D constructive assembly system embedded with kinetic memory, the ability to record and playback physical motion. Unique among modeling systems is Topoboʼs...
Hayes Raffle, Amanda J. Parkes, Hiroshi Ishii