3729 search results - page 672 / 746 » METRICS: a system architecture for design process optimizati... |
188
click to vote
ASPLOS
2004
ACM
15 years 12 months ago
2004
ACM
This paper introduces a compiler-orchestrated prefetching system as a unified framework geared toward ameliorating the gap between processing speeds and memory access latencies. ...
170
click to vote
SIGCOMM
2005
ACM
15 years 12 months ago
2005
ACM
The Internet’s core routing infrastructure, while arguably robust and efficient, has proven to be difficult to evolve to accommodate the needs of new applications. Prior researc...
220
click to vote
WMPI
2004
ACM
15 years 12 months ago
2004
ACM
Abstract. The large and growing impact of memory hierarchies on overall system performance compels designers to investigate innovative techniques to improve memory-system efficienc...
187
click to vote
ISCA
1996
IEEE
15 years 10 months ago
1996
IEEE
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
214
click to vote
GPCE
2009
Springer
15 years 9 months ago
2009
Springer
Mapping problem-space features into solution-space features is a fundamental configuration problem in software product line engineering. A configuration problem is defined as g...